172 lines
3.3 KiB
C
172 lines
3.3 KiB
C
/************************************************************************/
|
|
/* Header file generated from device file: */
|
|
/* DR5F1026A.DVF */
|
|
/* V1.12 (2012/04/03) */
|
|
/* Copyright(C) 2012 Renesas */
|
|
/* Tool Version: 4.0.16 */
|
|
/* Date Generated: 2025/02/05 */
|
|
/************************************************************************/
|
|
#include "interrupt_handlers.h"
|
|
|
|
extern void isr_tmr0(void);
|
|
extern void isr_tmr1(void);
|
|
|
|
extern void iic_isr( void);
|
|
|
|
extern void PowerON_Reset (void);
|
|
|
|
const unsigned char Option_Bytes[] __attribute__ ((section (".option_bytes"))) =
|
|
{
|
|
0xef, // Disable WDT
|
|
0x7f, // LVD reset mode 2.81 V
|
|
0xe0, // HS mode: HOCO @ 24 MHZ (High-speed OnChip Oscillator)
|
|
0x84 // Enable OCD, erase flash memory on authentication failure
|
|
};
|
|
|
|
const unsigned char Security_Id[] __attribute__ ((section (".security_id"))) = {
|
|
0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00
|
|
};
|
|
|
|
const unsigned char Debug_Monitor[] __attribute__ ((section (".debug_monitor"))) = {
|
|
0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff
|
|
};
|
|
|
|
#define VEC __attribute__ ((section (".vec")))
|
|
const void __near *HardwareVectors[] VEC =
|
|
{
|
|
PowerON_Reset, // power on reset
|
|
(void*)0xFFFF // reserved for debugging
|
|
};
|
|
|
|
#define VECT_SECT __attribute__ ((section (".vects")))
|
|
const void __near *Vectors[] VECT_SECT = {
|
|
//INT_WDTI (0x4)
|
|
INT_WDTI,
|
|
//INT_LVI (0x6)
|
|
INT_LVI,
|
|
//INT_P0 (0x8)
|
|
INT_P0,
|
|
//INT_P1 (0xA)
|
|
INT_P1,
|
|
//INT_P2 (0xC)
|
|
INT_P2,
|
|
//INT_P3 (0xE)
|
|
INT_P3,
|
|
//INT_DMA0 (0x10)
|
|
INT_DMA0,
|
|
//INT_DMA1 (0x12)
|
|
INT_DMA1,
|
|
//INT_CSI00/INT_IIC00/INT_ST0 (0x14)
|
|
INT_ST0,
|
|
//INT_CSI01/INT_IIC01/INT_SR0 (0x16)
|
|
INT_SR0,
|
|
//INT_SRE0 (0x18)
|
|
INT_SRE0,
|
|
//INT_TM01H (0x1A)
|
|
INT_TM01H,
|
|
//INT_TM03H (0x1C)
|
|
INT_TM03H,
|
|
//INT_IICA0 (0x1E)
|
|
iic_isr,
|
|
|
|
//INT_TM00 (0x20)
|
|
isr_tmr0,
|
|
|
|
//INT_TM01 (0x22)
|
|
isr_tmr1,
|
|
|
|
//INT_TM02 (0x24)
|
|
INT_TM02,
|
|
//INT_TM03 (0x26)
|
|
INT_TM03,
|
|
//INT_AD (0x28)
|
|
INT_AD,
|
|
//INT_IT (0x2A)
|
|
INT_IT,
|
|
//INT_KR (0x2C)
|
|
INT_KR,
|
|
//INT_MD (0x2E)
|
|
INT_MD,
|
|
//INT_FL (0x30)
|
|
INT_FL,
|
|
// Padding
|
|
(void*)0xFFFF,
|
|
// Padding
|
|
(void*)0xFFFF,
|
|
// Padding
|
|
(void*)0xFFFF,
|
|
// Padding
|
|
(void*)0xFFFF,
|
|
// Padding
|
|
(void*)0xFFFF,
|
|
// Padding
|
|
(void*)0xFFFF,
|
|
// Padding
|
|
(void*)0xFFFF,
|
|
// Padding
|
|
(void*)0xFFFF,
|
|
// Padding
|
|
(void*)0xFFFF,
|
|
// Padding
|
|
(void*)0xFFFF,
|
|
// Padding
|
|
(void*)0xFFFF,
|
|
// Padding
|
|
(void*)0xFFFF,
|
|
// Padding
|
|
(void*)0xFFFF,
|
|
// Padding
|
|
(void*)0xFFFF,
|
|
// Padding
|
|
(void*)0xFFFF,
|
|
// Padding
|
|
(void*)0xFFFF,
|
|
// Padding
|
|
(void*)0xFFFF,
|
|
// Padding
|
|
(void*)0xFFFF,
|
|
// Padding
|
|
(void*)0xFFFF,
|
|
// Padding
|
|
(void*)0xFFFF,
|
|
// Padding
|
|
(void*)0xFFFF,
|
|
// Padding
|
|
(void*)0xFFFF,
|
|
// Padding
|
|
(void*)0xFFFF,
|
|
// Padding
|
|
(void*)0xFFFF,
|
|
// Padding
|
|
(void*)0xFFFF,
|
|
// Padding
|
|
(void*)0xFFFF,
|
|
// Padding
|
|
(void*)0xFFFF,
|
|
// Padding
|
|
(void*)0xFFFF,
|
|
// Padding
|
|
(void*)0xFFFF,
|
|
// Padding
|
|
(void*)0xFFFF,
|
|
// Padding
|
|
(void*)0xFFFF,
|
|
// Padding
|
|
(void*)0xFFFF,
|
|
// Padding
|
|
(void*)0xFFFF,
|
|
// Padding
|
|
(void*)0xFFFF,
|
|
// Padding
|
|
(void*)0xFFFF,
|
|
// Padding
|
|
(void*)0xFFFF,
|
|
// Padding
|
|
(void*)0xFFFF,
|
|
// Padding
|
|
(void*)0xFFFF,
|
|
//INT_BRK_I (0x7E)
|
|
INT_BRK_I,
|
|
};
|
|
|