Logo
Explore Help
Sign In
roka/tools.ads.dk
1
0
Fork 0
You've already forked tools.ads.dk
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity
Files
15c03659da4536adb0bdb9ba99234929d7e42786
tools.ads.dk/mrModels
T
History
roka 51f17e5c2d Added Diode component with standard and verilog model (diode, led, zener)
2026-06-30 17:24:07 +02:00
..
mr_bjt_npn/symbol
Added BJT component with 2 models
2026-06-29 20:18:44 +02:00
mr_bjt_pnp/symbol
Added BJT component with 2 models
2026-06-29 20:18:44 +02:00
mr_diode/symbol
Added Diode component with standard and verilog model (diode, led, zener)
2026-06-30 17:24:07 +02:00
mr_diode_zener/symbol
Added Diode component with standard and verilog model (diode, led, zener)
2026-06-30 17:24:07 +02:00
mr_jfet_n/symbol
Added JFET component with 1 model
2026-06-30 15:54:18 +02:00
mr_jfet_p/symbol
Added JFET component with 1 model
2026-06-30 15:54:18 +02:00
mr_pas_c/symbol
Added capacitor and inductor components
2026-06-30 16:26:36 +02:00
mr_pas_l/symbol
Added capacitor and inductor components
2026-06-30 16:26:36 +02:00
mr_pas_r
Added resistor component with 3 different simulation model including Verilog-A
2026-06-29 10:58:24 +02:00
mr_pas_r_va
Added resistor component with 3 different simulation model including Verilog-A
2026-06-29 10:58:24 +02:00
mrmodels_include
Absolute minimal initial checkin
2026-06-27 17:33:25 +02:00
test3/schematic
Added JFET component with 1 model
2026-06-30 15:54:18 +02:00
eesof_lib.cfg
Absolute minimal initial checkin
2026-06-27 17:33:25 +02:00
tech.db
Absolute minimal initial checkin
2026-06-27 17:33:25 +02:00
Powered by Gitea Version: 1.26.2 Page: 68ms Template: 13ms
Auto
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API