Added resistor component with 3 different simulation model including Verilog-A

This commit is contained in:
2026-06-29 10:58:24 +02:00
parent 2562ba7a10
commit 5c458d5a63
13 changed files with 215 additions and 0 deletions
@@ -0,0 +1,2 @@
-- Master.tag File, Rev:1.0
sch.oa
Binary file not shown.