Added resistor component with 3 different simulation model including Verilog-A

Browse Source

...

This commit is contained in:

Roka Miklos

2026-06-29 10:58:24 +02:00

parent 2562ba7a10

commit 5c458d5a63

13 changed files with 215 additions and 0 deletions

Show all changes Ignore whitespace when comparing lines Ignore changes in amount of whitespace Ignore changes in whitespace at EOL

Download Patch File Download Diff File Expand all files Collapse all files

mrModels/mr_pas_r/schematic_parasitic/sch.oa

BIN

Binary file not shown.